

PROTOCOL PROCESSOR INTENDED FOR THE EXECUTION OF A COLLECTION OF INSTRUCTIONS IN A REDUCED NUMBER OF OPERATIONS

Subs
~~The present invention relates to processors and more particularly concerns protocol processors.~~

~~The tendency to denser and denser integration of computer hardware leads to the requirement to have greater and greater computational power available for this hardware.~~ FIELD OF THE INVENTION

INS
 In every application, there are differing information processing needs.

Two classes of processing are distinguished:

10 *digital signal*
 4 ~~digital~~ processor (DSP)

- vector processing calling upon a DSP.

Scalar processing encompasses a high-level task which is the monitoring of the application or the management of functioning and tasks which are generally carried out by hard-wired logic or a processor which ^{may be indentified as} are the protocol processing.

20 Vector processing includes signal processing tasks generally carried out by a DSP and matrix computation which requires a more powerful structure than that of the DSP and which is generally of the "array processor" type.

Currently, in low-cost applications, it is sought to reduce the number of processors to the minimum, so much so that, depending on the type of application, the main processor which monitors the progress of an algorithm will be either a microprocessor, or a DSP. If a protocol processing is needed in this application, it is endeavoured to process this protocol in the processor or in the dedicated ^{digital signal} ~~digital~~ processor DSP.

Since protocol processing is highly oriented towards bit manipulation and interrupts, it will not be very costly if it is carried out by the microprocessor. By contrast, if a DSP is used, the structure of the processor and the instruction set will be poorly suited and will result in a loss of efficiency in the sense that more instructions will be required and utilization of the available silicon will be poor.

00000000-071097

5

10

15

25

- 30

A2

processor according to the invention;

- Fig. 6 represents the writing by a program P1 of parameters for a program P2 in a memory of the system;
- Fig. 7 is a general overall diagram of a protocol processor according to the invention;
- Fig. 8 is a more detailed overall diagram of the protocol processor of Fig. 7;
- Fig. 9 is a chart representing signals at diverse points of the protocol processor of Fig. 8;
- Fig. 10 represents an instruction set for the protocol processor according to the invention;
- Fig. 11 is a representation of the assigning of instruction bits;
- Fig. 12 represents in detail the various fields;
- Fig. 13 represents the manner in which the condition monitoring block is connected up in the protocol processor according to the invention;
- Fig. 14 is a partial diagram of the means of generating a write pulse;
- Fig. 15 is a table representing an exemplary instruction code for the protocol processor according to the invention;
- Fig. 16 is a diagram of an example showing the advantage of a structure according to the invention in relation to a conventional DSP TMS320 C25 in the generation of a CRC code; and
- Fig. 17 shows an operating diagram for the arithmetic and logic unit of the protocol processor according to the invention.

As already indicated in the preamble of the present description, in every application there exist different information processing needs, among which can be distinguished scalar processing and vector processing.

5

10

20

25

30

Another advantage of sharing an application among several processors having differing characteristics, is that each processor works on its own task in parallel

with the others. If, in the example of Fig.2, the three processors 5, 6 and 7 operate at the same clock frequency, the overall power of the circuit is tripled. The factor of efficiency of the instruction set which is adapted to the relevant task must also be added to these advantages.

For two conventional routines for protocol processing, computation of the CRC and identification, the efficiency of the processor 6 in relation to a DSP of the TMS 320 C50 type is 2.2, whereas the ratio in terms of number of transistors for producing two processors is 0.11. The table of Fig. 3 shows the performance of the channel encoding/decoding routines. The second column from the left indicates the routine required for employing a DSP, whereas the third column shows elements of a routine entailing the use of a protocol processor.

It follows from the foregoing that the MIPS/XTOR performance ratio is 19.6 in favour of the protocol processor 6.

In the case of an array processor, such as the processor 7 of the system of Fig. 2, whose performance in respect of modem routines is represented in the table of Fig. 4, it is also shown that for a modem routine, there is also a significant efficiency ratio between the DSP 5 and the processor 7, the gain being 10 in terms of MIPS.

Several processors operating in parallel on different tasks make it possible to increase the processing power. The application is shared among the various processors which must exchange information.

The means of exchange generally ^{comprises} ~~consist~~ of a serial link or a communication memory. In Fig. 5 such a communication memory has been represented. In this figure are seen the DSP 5 and the processor 6 of the device of Fig. 2. ^{The} ~~The~~ core 8 of the DSP 5 is connected to the core 9 of the processor 6 by a ^{synchronizing} ~~synchronising~~ circuit 10. The DSP 5 further includes a program ROM memory 11 and a local RAM memory 12. The protocol processor 6 includes also, a program ROM memory 13 and a local RAM memory 14.

A.

A

ss \wedge synchronizing
synchronizing

15

25

The ~~synchronizing~~ ^{synchronizing} ~~synchronizing~~

30

35

A.

2

15

10

20

30

35

A.
A.
A.

B 41 and 42, intended for selecting the various registers or the RAM memories at the input of an arithmetic and logic and shift unit 43. The operation defined in the field of the instruction is executed between the two values at the inputs A and B of the arithmetic and logic and shift unit 43 and the result is carried within the same cycle to the destination address.

This destination address is embodied in the diagram of Fig. 8 by a dual-port memory 44 which is common to the protocol processor and to the main processing unit CPU 45 with which it is associated. The memory 44 is connected to the CPU 45 by means of a data and address ^{buses} 46, 47.

In Fig. 10 has been represented an instruction set intended for the protocol processors according to the invention.

It includes three classes of instructions:

- Integers : arithmetic and logic operations on integer numbers.
- Transfer : between register and register/memory.
- Monitoring : all the operations modifying the value of the incrementation register or PC 31 (Fig. 8).

The fields, represented in Fig. 10, of the instruction of the protocol processor will now be described. A 5-bit field reserved for the code of the instruction is denoted by 50. It defines the operation executed between the Src1-2 operators.

51 denotes a condition field which defines the conditions under which this instruction is executed. The corresponding conditions are defined in tables 10-1 and 10-2 of Fig. 10. This part will subsequently be described in detail.

52 defines an instruction W establishing whether the operation is executed between 16-bit words or bytes.

53 indicates a field @ + shift in which @ indicates that the registers X or B contain the address of access to the common DPRAM memory 44 of Fig. 8.

00000000-00000000

A.
A.

+ denotes the registers X or B incremented by access to the memory.

Shift denotes the result of the shifted operation in table 10-3 of Fig. 10 prior to writing to the destination register.

54 denotes the SRC1 instructions in which:

K : constant

- DMA : value contained in the DPRAM 44 at the address DMA

10 - Rn : register

55 SRC2/DEST Rm : source and destination register in the case of the operations on "Integers" and destination register in the other cases.

15 The assigning of the bits of the instruction is defined according to five types as represented in Fig. 11.

The various fields are defined in detail in Fig. 12.

20 As shown by the instruction set of Fig. 10, certain instructions much used in bit manipulation are not available directly.

It will be seen that the instructions such as:

	CMP	Compare
	BITC	Bit test
25	BSET	Bit setting
	CSIF	Compare and jump

are constructed by adjoining the condition field Cc represented in Fig. 12 to that of the code or of the operation performed in the arithmetic and logic unit.

30 Fig. 13 shows the way in which a condition monitoring block 60 is connected up in the protocol processor according to the invention between the monitoring and decoding device 37 and the stack of registers 40.

35 This condition monitoring block receives on the one hand the information from the state register SW 40d from the register stack 40 and from the condition field of the instruction.

260720-46305880

A.

As Fig. 14 shows in greater detail, the "REG WRITE" or "MEMORY WRITE" signals generate a write pulse if the input of a ^{multiplexer} ~~multiplexer~~ 61 selected by the condition code present on its inputs 62 is at the high level.

5 In this case the result of the operation performed by the arithmetic and logic unit 43 is written to the destination operator.

In the contrary case there is no modification of the destination.

10 The state register SW 40d is assigned by the result of the operation in progress.

Fig. 15 shows an illustrative instruction code. The user code is : CMP (X)+, A. The content of the register A 40c is compounded with the content of the

15 memory address defined by the register X 40a. The result assigns the following state bits :

C = 1 if $A \geq (X)$

Z = 1 if $A = (X)$

N sign of the result

20 Following access, the address contained in X is incremented.

In reality, by selecting the condition code 0 = Never with the ALU code SUB (subtract), the result is achieved since the comparison is a subtraction without

25 modification of the destination. Another example is :

Tag Sub, A, U

If the user bit U has been set to 1, the result of the subtraction : $A - \text{Tag}$ is placed in A, and the state is modified. If $U = 0$, the result ^{is} ~~is~~ not saved.

A.

A.

30 In Fig. 16 has been represented in a partial view the ^{multiplexer} ~~multiplexer~~ 61 connected up to the register stack 40 of the protocol processor represented in Fig. 13. It is seen in this figure that CMP (X)+, A is equivalent to SUB (X)+, A, Never. The Never condition code selects the

35 input of the ^{multiplexer} ~~multiplexer~~ 61 which is at the "0" level and the pulse WE remains of no effect on the REG. WRITE signal which transfers the result from the arithmetic and logic unit 43 into the register A 40c.

260120-46805820

The example above shows the advantage of such a structure in relation to a DSP TMS320 C25 in the generating of a CRC code.

	Code C25		Number of cycles
5	LAC	R, 15	1
	XOR	CRC	1
	ET	M.8000	1
	Bz	BCR1	2
	LAC	POLYGEN	1
10	XOR	CRC	1
	SACL	CRC	1
	BCR1	LAC	1
		CRC, 1	1
	SACL	CRC	1

15			10

	Code PP.		Number of cycles
	1)	AND K, A, Never	1
	2)	AND 8000, B, Never	1
	3)	XOR POLYGEN, B, Zd	1
20	4)	SLL B	1

			4

The four operations obtained with the aid of the protocol processor according to the invention are detailed with reference to Fig. 17.

OPERATION 1

This is an AND operation for the 0040 bit with the register A 40c (Fig. 13). The result is not written to the register A. Bits Z, C, Zd are set in the manner indicated to the right of the arithmetic and logic unit 43 (Fig. 17).

OPERATION 2

This is an AND logic function for the 8000, B, Ne code.

The CRC code is located in the register B 40b, the most significant bit MSB, that is to say the bit 8000

201204680680

A.

A.

5 OPERATION 3

The logic operation XOR between the generating polynomal and the CRC code is next carried out in the arithmetic and logic unit 43. The result is written to the register B 40b if the bit Z_d is equal to 1, Z_d being defined by the condition $Z \oplus Z^{-1}$.

The register B 40b (CRC code) is shifted one position to the left.

15 The architecture of the processor oriented
towards the processing of the protocol which has just
been described is a very simple structure which is not
very costly in terms of number of transistors. It makes
it possible to unburden the main processor of simple
20 tasks which are poorly suited to its complexity.

Since the protocol processor and the main processor operate in parallel, means of ^{synchronizing} ~~synchronising~~ tasks are provided.

25 The instruction set is limited in the present example to 15 so as to simplify the structure. The instructions are divided into three groups "Integer, Transfer, and Monitoring". In each of these instructions, a conditional field makes it possible to select a condition for saving the result in the destination register.

30 The conditions use the bits of the state register
which have been modified by the results from the preced-
ing instruction or instructions.

A bit for validating modification of the state makes possible easy functioning in ^aprotected mode.